HKUST Computer Architecture Group
HKUST Computer Architecture Group
News
People
Events
Publications
Contact
Y. Zhang
Latest
VersaQ-3D: A Reconfigurable Accelerator Enabling Feed-Forward and Generalizable 3D Reconstruction via Versatile Quantization
DRACO: Co-design for DSP-Efficient Rigid Body Dynamics Accelerator
FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Acceleration
HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantization
Robotic Computing System and Embodied AI Evolution: An Algorithm-Hardware Co-Design Perspective
SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Devices
UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHE
Cite
×