Y. Xie | HKUST Computer Architecture Grouphttps://computer-arch-dev.hkust.edu.hk/author/y.-xie/Y. XieHugo Blox Builder (https://hugoblox.com)en-usThu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/media/icon_hu_7613a4a452ac7087.pngY. Xiehttps://computer-arch-dev.hkust.edu.hk/author/y.-xie/A Full-Stack Performance Evaluation Infrastructure for 3D-DRAM-based LLM Acceleratorshttps://computer-arch-dev.hkust.edu.hk/publication/arxiv2026-a-full-stack-performance-evaluation-infr/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/arxiv2026-a-full-stack-performance-evaluation-infr/ALOHA: Accelerating Leveled Fully Homomorphic Encryption with Cryptography-Specific Architectureshttps://computer-arch-dev.hkust.edu.hk/publication/acm2026-aloha-accelerating-leveled-fully-homomo/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/acm2026-aloha-accelerating-leveled-fully-homomo/Hardware-Software Co-design for 3D-DRAM-based LLM Serving Acceleratorhttps://computer-arch-dev.hkust.edu.hk/publication/arxiv2026-hardware-software-co-design-for-3d-dram/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/arxiv2026-hardware-software-co-design-for-3d-dram/Reconfigurable Quantum Instruction Set Computers for High Performance Attainable on Hardwarehttps://computer-arch-dev.hkust.edu.hk/publication/asplos2026-reconfigurable-quantum-instruction-set-c/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/asplos2026-reconfigurable-quantum-instruction-set-c/VersaQ-3D: A Reconfigurable Accelerator Enabling Feed-Forward and Generalizable 3D Reconstruction via Versatile Quantizationhttps://computer-arch-dev.hkust.edu.hk/publication/arxiv2026-versaq-3d-a-reconfigurable-accelerator/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/arxiv2026-versaq-3d-a-reconfigurable-accelerator/AccelStack: A Cost-Driven Analysis of 3D-Stacked LLM Acceleratorshttps://computer-arch-dev.hkust.edu.hk/publication/iccad2025-accelstack-a-cost-driven-analysis-of-3d/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/iccad2025-accelstack-a-cost-driven-analysis-of-3d/Enhancing Large-Scale AI Training Efficiency: The C4 Solution for Real-Time Anomaly Detection and Communication Optimizationhttps://computer-arch-dev.hkust.edu.hk/publication/hpca2025-enhancing-large-scale-ai-training-effici/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/hpca2025-enhancing-large-scale-ai-training-effici/H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inferencehttps://computer-arch-dev.hkust.edu.hk/publication/isca2025-h2-llm-hardware-dataflow-co-exploration/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/isca2025-h2-llm-hardware-dataflow-co-exploration/Matrix: Multi-Cipher Structures Dataflow for Parallel and Pipelined TFHE Acceleratorhttps://computer-arch-dev.hkust.edu.hk/publication/acm2025-matrix-multi-cipher-structures-dataflow/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/acm2025-matrix-multi-cipher-structures-dataflow/Memtunnel: A CXL-based Rack-Scale Host Memory Pooling Architecture for Cloud Servicehttps://computer-arch-dev.hkust.edu.hk/publication/ieee2025-memtunnel-a-cxl-based-rack-scale-host-m/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/ieee2025-memtunnel-a-cxl-based-rack-scale-host-m/NVMePass: A Lightweight, High-performance and Scalable NVMe Virtualization Architecture with I/O Queues Passthroughhttps://computer-arch-dev.hkust.edu.hk/publication/hpca2025-nvmepass-a-lightweight-high-performanc/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/hpca2025-nvmepass-a-lightweight-high-performanc/Phoenix: Pauli-based High-level Optimization Engine for Instruction Execution on NISQ deviceshttps://computer-arch-dev.hkust.edu.hk/publication/dac2025-phoenix-pauli-based-high-level-optimiza/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/dac2025-phoenix-pauli-based-high-level-optimiza/Push Multicast: A Speculative and Coherent Interconnect for Mitigating Manycore CPU Communication Bottleneckhttps://computer-arch-dev.hkust.edu.hk/publication/hpca2025-push-multicast-a-speculative-and-cohere/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/hpca2025-push-multicast-a-speculative-and-cohere/Qubit Mapping and Routing tailored to Advanced Quantum ISAs: Not as Costly as You Thinkhttps://computer-arch-dev.hkust.edu.hk/publication/arxiv2025-qubit-mapping-and-routing-tailored-to-ad/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/arxiv2025-qubit-mapping-and-routing-tailored-to-ad/REACT3D: Real-time Edge Accelerator for Incremental Training in 3D Gaussian Splatting based SLAM Systemshttps://computer-arch-dev.hkust.edu.hk/publication/micro2025-react3d-real-time-edge-accelerator-for/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/micro2025-react3d-real-time-edge-accelerator-for/ReQISC: A Reconfigurable Quantum Computer Microarchitecture and Compiler Co-Designhttps://computer-arch-dev.hkust.edu.hk/publication/arxiv2025-reqisc-a-reconfigurable-quantum-compute/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/arxiv2025-reqisc-a-reconfigurable-quantum-compute/STEED: Space and Time-efficient Encrypted Database Using FHEhttps://computer-arch-dev.hkust.edu.hk/publication/ieee2025-steed-space-and-time-efficient-encrypte/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/ieee2025-steed-space-and-time-efficient-encrypte/Survey on Characterizing and Understanding GNNs from a Computer Architecture Perspectivehttps://computer-arch-dev.hkust.edu.hk/publication/ieee2025-survey-on-characterizing-and-understandi/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/ieee2025-survey-on-characterizing-and-understandi/TRACI: Network Acceleration of Input-Dynamic Communication for Large-Scale Deep Learning Recommendation Modelhttps://computer-arch-dev.hkust.edu.hk/publication/isca2025-traci-network-acceleration-of-input-dyn/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/isca2025-traci-network-acceleration-of-input-dyn/UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectureshttps://computer-arch-dev.hkust.edu.hk/publication/hpca2025-unindp-a-unified-compilation-and-simula/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/hpca2025-unindp-a-unified-compilation-and-simula/