J. Xu | HKUST Computer Architecture Grouphttps://computer-arch-dev.hkust.edu.hk/author/j.-xu/J. XuHugo Blox Builder (https://hugoblox.com)en-usThu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/media/icon_hu_7613a4a452ac7087.pngJ. Xuhttps://computer-arch-dev.hkust.edu.hk/author/j.-xu/VersaQ-3D: A Reconfigurable Accelerator Enabling Feed-Forward and Generalizable 3D Reconstruction via Versatile Quantizationhttps://computer-arch-dev.hkust.edu.hk/publication/arxiv2026-versaq-3d-a-reconfigurable-accelerator/Thu, 01 Jan 2026 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/arxiv2026-versaq-3d-a-reconfigurable-accelerator/AutoClock: Automated Clock Management for Power-Efficient HLS Designs on FPGAshttps://computer-arch-dev.hkust.edu.hk/publication/dac2025-autoclock-automated-clock-management-fo/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/dac2025-autoclock-automated-clock-management-fo/CURE-Fuzz: Curiosity-Driven Reinforcement Learning for Agile Hardware Testinghttps://computer-arch-dev.hkust.edu.hk/publication/iccad2025-cure-fuzz-curiosity-driven-reinforcemen/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/iccad2025-cure-fuzz-curiosity-driven-reinforcemen/DRACO: Co-design for DSP-Efficient Rigid Body Dynamics Acceleratorhttps://computer-arch-dev.hkust.edu.hk/publication/arxiv2025-draco-co-design-for-dsp-efficient-rigid/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/arxiv2025-draco-co-design-for-dsp-efficient-rigid/FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Accelerationhttps://computer-arch-dev.hkust.edu.hk/publication/icpp2025-flex-leveraging-fpga-cpu-synergy-for-mi/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/icpp2025-flex-leveraging-fpga-cpu-synergy-for-mi/HERO: Hardware-Efficient RL-based Optimization Framework for NeRF Quantizationhttps://computer-arch-dev.hkust.edu.hk/publication/arxiv2025-hero-hardware-efficient-rl-based-optimi/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/arxiv2025-hero-hardware-efficient-rl-based-optimi/NVMePass: A Lightweight, High-performance and Scalable NVMe Virtualization Architecture with I/O Queues Passthroughhttps://computer-arch-dev.hkust.edu.hk/publication/hpca2025-nvmepass-a-lightweight-high-performanc/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/hpca2025-nvmepass-a-lightweight-high-performanc/SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Deviceshttps://computer-arch-dev.hkust.edu.hk/publication/date2025-spnerf-memory-efficient-sparse-volumetr/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/date2025-spnerf-memory-efficient-sparse-volumetr/UNIT: A Highly Unified and Memory-Efficient FPGA-Based Accelerator for Torus FHEhttps://computer-arch-dev.hkust.edu.hk/publication/date2025-unit-a-highly-unified-and-memory-effici/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/date2025-unit-a-highly-unified-and-memory-effici/