J. Liang | HKUST Computer Architecture Grouphttps://computer-arch-dev.hkust.edu.hk/author/j.-liang/J. LiangHugo Blox Builder (https://hugoblox.com)en-usWed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/media/icon_hu_7613a4a452ac7087.pngJ. Lianghttps://computer-arch-dev.hkust.edu.hk/author/j.-liang/AutoClock: Automated Clock Management for Power-Efficient HLS Designs on FPGAshttps://computer-arch-dev.hkust.edu.hk/publication/dac2025-autoclock-automated-clock-management-fo/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/dac2025-autoclock-automated-clock-management-fo/DRACO: Co-design for DSP-Efficient Rigid Body Dynamics Acceleratorhttps://computer-arch-dev.hkust.edu.hk/publication/arxiv2025-draco-co-design-for-dsp-efficient-rigid/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/arxiv2025-draco-co-design-for-dsp-efficient-rigid/FLEX: Leveraging FPGA-CPU Synergy for Mixed-Cell-Height Legalization Accelerationhttps://computer-arch-dev.hkust.edu.hk/publication/icpp2025-flex-leveraging-fpga-cpu-synergy-for-mi/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/icpp2025-flex-leveraging-fpga-cpu-synergy-for-mi/SpNeRF: Memory Efficient Sparse Volumetric Neural Rendering Accelerator for Edge Deviceshttps://computer-arch-dev.hkust.edu.hk/publication/date2025-spnerf-memory-efficient-sparse-volumetr/Wed, 01 Jan 2025 00:00:00 +0000https://computer-arch-dev.hkust.edu.hk/publication/date2025-spnerf-memory-efficient-sparse-volumetr/